



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:
Michael L. Longwell, *et al.*
Serial No.: 09/334,238
Filed: 16 June 1999
For: Method and Apparatus for
Error Detection and
Correction

11 September 2006

Art Unit: 2133
Examiner: C. Tu

I HEREBY CERTIFY THAT THIS CORRESPONDENCE IS BEING DEPOSITED THIS DAY WITH THE UNITED STATES POSTAL SERVICE AS FIRST CLASS MAIL IN AN ENVELOPE ADDRESSED TO:

COMMISSIONER OF PATENTS AND TRADEMARKS
WASHINGTON, D.C. 20231



Jeffrey Van Myers

11 Sep 06
Date

Amendment After Final


HONORABLE COMMISSIONER OF PATENTS AND TRADEMARKS,

SIR:

In the course of preparing a continuation of the subject application, Applicants' discovered that, in Fig. 1, the label for the signal path between the DRAM 20 and the EDACs 16-18 was misaligned, and have corrected same in the attached replacement Fig. 1. In addition, Applicants' have recently become aware of one additional prior art document, as identified in the attached Information Disclosure Statement. In that the device referenced in that document was a conventional stand-alone error detection and correction circuit, such as Applicants described on pages 1-2 of the application, Applicants respectfully submit that this new reference is of no particular relevance to the allowed claims.

Respectfully submitted,

Michael L. Longwell, *et al.*


Jeffrey Van Myers
Attorney for Applicants
Reg. No. 27,362
Ph: 512.858.7453